Todays ICs usually employ one bandgap voltage reference (BGVR) circuit to generate a well defined voltage that is reused at many places in that IC. The classical BGVR generates a reference voltage that is slightly larger than the material bandgap: a little above 1200mV in silicon. For deep-sub-micron technologies the supply voltage is about the same as the material bandgap which prevents using the classical bandgap structure. As a solution a number of BGVR topologies that create a sub-1V are invented; most of them are based on the structure introduced by Banba [1], some are using resistive voltage division [2] or voltage averaging [3] . For low-power operation high-ohmic resistors (occupying a large area!) must be used in all these techniques, leading to an immediate trade-off between power consumption and chip-area. This trade-off prevents the local generation of reference voltages where they are required: either the power penalty or the area penalty would be too significant. Alternative topologies that do not require high-ohmic resistors typically are not-BGVR-based circuits relying on threshold voltages and hence require trimming to achieve low spread. This paper presents a sub-1V BGVR that circumvents the power-area trade off of conventional sub-1V BGVR, aiming at local reference voltage generation wherever a reference voltage is needed in a die. To break the power-area trade-off no resistive averaging nor subdivision can be used to get sub-1V operation, while a drive to minimum area results in avoiding any topology using opamps, high ohmic resistors or multiple diodes. The basic topology of the BGVR is shown in Fig. 21 .4.1 and is known [4] . For this topology and assuming that the PMOS transistors MP 1 and MP 2 are in weak-inversion with an ideal exponential behavior, the generated reference voltage (V REF ) is known to be with a curvature that amounts to about 4mV over a 160K temperature range. In this relation the factor N equals the ratio between resistors R 2 and R 1 , the factor A equals the ratio of the current factors of transistors MP 1 and MP 2 , I C (T) is the diode current as a function of temperature T, η is a technology and topology dependent factor typically around 4 while the other parameters are technology dependent or just plain constants. For actual, non-ideal, weak-inversion operated MOS transistors the expression for V REF is more complex, which is not of main relevance for this paper.
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To get a sub-1V BGVR without any subdivision, we introduce an almost temperature independent offset between MP 1 and MP 2 , realized using the dependency between threshold voltage V T and transistor length L. A typical V T (L) relation for three temperatures is given in Fig. 21 .4.2. On the x-axis in this figure is the transistor length, starting at minimum length. With increasing length the V T first increases and then decreases, due to short channel effects [5] . For the current circuit we selected transistor lengths L 1 and L 2 for transistors MP 1 and MP 2 respectively, yielding an almost temperature independent offset voltage ΔV T .
The results is that now (1) An associated effect is that the BGVR does not operate at temperatures below T min = (q · ΔV T ) / (k · ln(A) ), whereas a conventional BGVR has a lower temperature limit that is set by some other limitations of the circuitry in the BGVR or is determined just by the application; a typical lower useful temperature limit is -25°C or -40°C; reaching -273°C (0K) is not often necessary. To put it the other way around, if the BGVR of Fig. 21 .4.1 must operate down to a temperature T min , the minimum
The 2mV/°K in this relation corresponds to the temperature dependency of a PNjunction at constant or weakly temperature dependent current.
The circuit we implemented equals the principle circuit of Fig. 21 .4.1, with regulated cascodes, see Fig. 21 .4.3. For the design, a minimum usable temperature of -40°C was defined, with a design margin of 60°C, which yields effectively T min = -100°C and results in V REF ≅ 900mV. In our design we did some extra optimization in the length ratios and width ratios of the transistors to get maximum curvature correction. The designed circuit occupies 50×50μm 2 in a standard 0.16μm bulk CMOS technology. Measurements are done on a Süss Microtec PM200 wafer prober with cooling, using a Keithley 4200 analyzer. 
